# Technical Report CS0663

 TR#: CS0663 Class: CS Title: SYNTHESIS OF DELAY- INSENSITIVE CIRCUITS SPECIFIED BY TRACE GRAPHS Authors: A. Ginzburg and M. Yoeli PDF Not Available Abstract: This paper establishes an efficient method for the synthesis of modular, delay-insensitive circuits, specified by a class of directed trace structures. The notion of {\em trace graphs} is introduced for the purpose of facilitating the description of relevant trace structures. A suitable mathematically precise theory is developed and the synthesis algorithm is formally proven to be correct. Further ongoing research is outlined in the last section of the paper. Copyright The above paper is copyright by the Technion, Author(s), or others. Please contact the author(s) for more information

Remark: Any link to this technical report should be to this page (http://www.cs.technion.ac.il/users/wwwb/cgi-bin/tr-info.cgi/1991/CS/CS0663), rather than to the URL of the PDF files directly. The latter URLs may change without notice.