Technical Report CS0040

TR#:CS0040
Class:CS
Title: A Practical Approach To Asynchronous Gate Networks
Authors: J.A. Brzozowski* and M. Yoeli
PDFCS0040.pdf
Abstract: In many works, the analysis and synthesis of asynchronous gate networks is based on a model in which state variables are associated with feedback loops. This paper shows that such a model is incapable of properly representing race conditions and, consequently, may yield misleading results. A model· in which a state variable is associated with each gate is described here, and is applied to the analysis of complex flip-flops.
CopyrightThe above paper is copyright by the Technion, Author(s), or others. Please contact the author(s) for more information

Remark: Any link to this technical report should be to this page (http://www.cs.technion.ac.il/users/wwwb/cgi-bin/tr-info.cgi/1974/CS/CS0040), rather than to the URL of the PDF files directly. The latter URLs may change without notice.

To the list of the CS technical reports of 1974
To the main CS technical reports page

Computer science department, Technion
admin